

# Modeling and Simulation TWG

Norihiko Kotani, Mitsubishi

## International TWG Members:

I. Bork, Infineon

N. Kotani, Mitsubishi

P. Leon, Intel

H. Ma, Episil

K. Nishi, Selete

H. Jaouen, STMicroelectronics

D. Wolleson, AMD

S.-C. Wong, Winbond



# Modeling and Simulation TWG: Scope

## Topical Area

- Equipment/Topography Modeling
- Lithography Modeling
- Front End Process Modeling
- Numerical Device Modeling
- Circuit Element Modeling
- Package Modeling
- Numerical Methods and Algorithms

## Developer

- Universities
- Laboratories (Companies, Government)
- CAD Vendors

## Strategy

Adequate research funds for universities and laboratories are indispensable because new modeling capability requires long-range research.

## Key Messages

- High frequency circuit and interconnect models
- Models to reduce cross-die variation (equipment modeling, CMP)
- Model alternative lithography technologies
- Reliability models for circuit design and technology development
- Atomistic process modeling
- Goals for cost reduction due to TCAD

Difficult Challenges( $\geq 100\text{nm}$ /Through 2005):

# High frequency circuit modeling (>1GHz)

DIFFICULT CHALLENGES 2000 nm / THROUGH 2005	SUMMARY OF ISSUES
High frequency circuit modeling (>1GHz)	Efficient simulation of full-chip interconnect delay High frequency circuit models including non-quasi-static, gate RLC, substrate noise, QM effects Accurate 3-D interconnect models; inductance effects
Modeling of ultra-shallow junctions	Diffusion parameters needed (e.g., from first principles calculations) for As, B, P, Si, In, Ge Interface effects on point defects and dopants Activation models (In, As, B)
Package models	Unified package-chip-level circuit models Integrated treatment of thermal, mechanical, electrical effects
Equipment/topography modeling; cross die, cross wafer thin film control	Reaction paths and rate constants Plasma models; linked equipment/feature models CMP (slururry and die levels) Pattern dependent effects
Lithography modeling	Resolution enhancement effects and mask synthesis (e.g., OPC, PSM) 248 vs 193 vs 157 evaluation and tradeoffs Next-generation lithography system models
Reliability Simulation	Circuit and device level transistor reliability: oxide TDDB, hot carrier, electromigration, NVM reliability
Interconnect materials and interfaces	Electromigration (physical) grain structure, diffusion barriers, metallurgy
DIFFICULT CHALLENGES <100 nm / BEYOND 2005	SUMMARY OF ISSUES
Gate stack models for ultra-thin dielectrics	Electrical and processing models for alternate gate dielectrics, and alternate gate materials (e.g., metal) Product yield, surface states, reliability, breakdown and tunneling from process conditions
Nano-scale device modeling	New device concepts (using quantum effect) beyond traditional MOS; single electron transistors; effect of single dopants, etc.
Atomistic process modeling	Develop models to model processing steps at the atomic scale with atomic scale accuracy

- Efficient simulation of full-chip interconnect delay
- Accurate 3-D interconnect model; inductance effects
- High frequency circuit models including non-quasi-static, gate RLC, substrate noise, QM effects

- Efficient, accurate interconnect modeling critical for future high speed circuits



# Difficult Challenges( $\geq 100\text{nm}$ /Through 2005): Modeling of ultra-shallow junctions

DIFFICULT CHALLENGES $<100\text{nm}$ / THROUGH 2005	SUMMARY OF ISSUES
High frequency circuit modeling ( $>1\text{GHz}$ )	Efficient simulation of full-chip interconnect delay High frequency circuit models including non-quasistatic, gate RLC, substrate noise, QM effects Accurate 3-D interconnect model/instance efficiency
Modeling of ultra-shallow junctions	Diffusion parameters needed (e.g., from first principles calculations) for As, B, P, Sb, In, Ge Interface effects on point defects and dopants Activation models (In, As, B) Implant damage, amorphization, re-crystallization
Package models	Validated packaging-level circuit models Integrated treatment of thermal, mechanical, electrical effects
Equipment/topography modeling: cross-die, cross-wafer thin film control	Reaction paths and rate constants Plasma models; linked equipment/feature models CMP (fill water and die level) Pattern dependent effects
Lithography modeling	Resolution enhancement effects and mask synthesis (e.g., OPC, PSM) 248 vs 193 evaluation and tradeoffs Next-generation lithography system models
Reliability Simulation	Circuit and device level transistor reliability, mode TDDO, hot carrier, electromigration, NVM reliability
Interconnect materials and interfaces	Electromigration (physical), grain structure, diffusion barriers, metallurgy
DIFFICULT CHALLENGES $>100\text{nm}$ / BEYOND 2005	SUMMARY OF ISSUES
Gate stack models for ultra-thin dielectrics	Historical and processing models for alternate gate dielectrics, and alternate gate materials (e.g., metal) Predict epitaxy, surface states, reliability, breakdown and tunneling from process conditions
Nanoscale device modeling	New device concepts (using quantum effect) beyond traditional MOS; single electron transistors, effect of single dopants, etc.
Atomistic process modeling	Develop models to model processing steps at the atomic scale with atomic-scale accuracy

- Diffusion parameters needed (e.g., from first principles calculations) for As, B, P, Sb, In, Ge
- Interface effects on point defects and dopants
- Activation models (In, As, B); metastable states
- Implant damage, amorphization, re-crystallization

• Significant progress recently using quantum calculations

for diffusion parameters


• Interface interactions dominate

➢ Shallow junctions: all dopants are next to surface

• Activation issues become important

➢ Scaled devices need low resistivity source/drain

International Technology Roadmap for Semiconductors  
Tokyo, Japan; November 1999



Difficult Challenges( $\geq 100\text{nm}$ /Through 2005):  
**Model thin film and etch control across die/wafer**  
 (Equipment/topography modeling)

DIFFICULT CHALLENGES $\geq 100\text{nm}$ / THROUGH 2005	SUMMARY OF ISSUES
High frequency circuit modeling (>1GHz)	Efficient simulation of full-chip interconnect delay High frequency circuit models including non-quasi-static, gate RLC, substrate noise, QM effects Accurate 3-D interconnect model, inductance effects
Modeling of ultra-shallow junctions	Diffusion parameters needed (e.g., 4th order principles calculations) for As, B, P, Sb, In, Ge Interface effects on point defects and dopants Activation models (e.g., Au, Bi) Implant damage, amorphization, re-crystallization
Package models	Unified package-chip level circuit models Integrated treatment of thermal, mechanical, electrical effects
Equipment/topography modeling: cross-die, cross wafer film control	Reaction paths and rate constants Plasma models; linked equipment/feature models CMP (full wafer and die level) Feature dependent effects
Lithography modeling	Resolution enhancement effects and mask synthesis (e.g., OPC, PSM) 248 vs 193 vs 157 evaluation and tradeoffs Next-generation lithography system models
Reliability Simulation	Circuit and device level transistor reliability: oxide TDDB, hot carrier, electromigration, NVM reliability
Interconnect materials and interfaces	Electromigration (physical), grain structure, diffusion barriers, metallurgy
DIFFICULT CHALLENGES $< 100\text{nm}$ / BEYOND 2005	SUMMARY OF ISSUES
Gate stack models for ultra-thin dielectrics	Electrical and processing models for alternate gate dielectrics, and alternative gate materials (e.g., metal) Predict etching, surface states, reliability, breakdown and standing from process conditions
Nanoscale device modeling	New device concepts using quantum effect (beyond traditional MOS), single electron transistors, effect of single dopants, etc.
Atomistic process modeling	Develop models to model processing steps at the atomic scale with atomic scale accuracy

- Reaction paths and rate constants
- Plasma models; linked equipment/feature models
- CMP (full wafer and die level)
- Pattern dependent effects (CMP)

- Future litho has reduced depth of focus, increasingly tight cross-die layer uniformity requirements
- Within-die variation becoming key performance limiter; reduction is a source of performance gain
- 300mm wafer transition imminent



Difficult Challenges ( $\geq 100\text{nm}$ /Through 2005):

# Model alternative lithography technologies


DIFFICULT CHALLENGES $<100\text{nm}$ / THROUGH 2005	SUMMARY OF ISSUES
High frequency circuit modeling ( $>1\text{GHz}$ )	Efficient simulation of full-chip interconnect delay High frequency circuit models including non-quasistatic, gate RLC, substrate noise, QM effects Accurate 3-D interconnect model/inductance effects
Modeling of ultra-shallow junctions	Diffusion parameters needed (e.g., dose rate principles, calculations) for As, B, P, Sb, In, Ge Interface effects on point defects and dopants Activation models (in, As, B) Implant damage, amorphization, re-crystallization
Package models	Validated package-level circuit models Integrated treatment of thermal, mechanical, electrical effects
Equipment/topography modeling: cross-die, cross wafer thin film control	Reaction paths and rate constants Plasma models; linked equipment/feature models CMP (fill factor and die level) Pattern dependent effects
Lithography modeling	Resolution enhancement effects and mask synthesis (e.g., OPC, PSM) 248 vs 193 vs 157 evaluation and tradeoffs Next-generation lithography system models
Reliability Simulation	Circuit and device level transistor reliability, soft errors, TDDB, hot carrier, electromigration, NVM reliability
Interconnect materials and interfaces	Electromigration (physical), grain structure, diffusion barriers, metallurgy
DIFFICULT CHALLENGES $>100\text{nm}$ / BEYOND 2005	SUMMARY OF ISSUES
Gate stack models for ultra-thin dielectrics	Electrical and processing models for alternate gate dielectrics, and alternate gate materials (e.g., metal) Predict etch, surface states, reliability, breakdown and tunneling from process conditions
Nano-scale device modeling	New device concepts (using quantum effect) beyond traditional MOS; single electron transistors, effect of single dopants, etc.
Atomic process modeling	Develop models to model processing steps at the atomic scale with atomic-scale accuracy

- Resolution enhancement effects and mask synthesis (e.g., OPC, PSM)
- Predictive resist models
- 248 vs 193 vs 157 evaluation and tradeoffs

• Next-generation lithograph:

SCALPEL 1 3

- Near term: resolution enhancement techniques, wavelength tradeoffs;
- Near term: layout compensation (e.g. OPC)
- Long term: early evaluation of competing Next Generation Litho approaches



# Difficult Challenges( $\geq 100\text{nm}$ /Through 2005): Reliability models for circuit design and technology development

DIFFICULT CHALLENGES <math>200\text{nm}</math> / THROUGH 2005	SUMMARY OF ISSUES
High frequency circuit modeling (GHz)	Efficient simulation of full-chip interconnect delay High frequency circuit models including non-quasi-static, gate RLC, substrate noise, QM effects Accurate 3-D interconnect model, inductor effects
Modeling of ultra-shallow junctions	Diffusion parameters needed (e.g., from first principles calculations) for As, P, Sb, In, Ge Interface effects on point defects and dopants Activation models (e.g., Si) Implant damage, amorphization, re-crystallization
Package models	Unified package/chip-level circuit models Integrated treatment of thermal, mechanical, electrical effects
Equipment/topography modeling: cross-die, cross wafer thin film control	Reaction paths and rate constants Plasma models, linked equipment/feature models CMP (full wafer and die level) Pattern dependent effects
Lithography modeling	Resolution enhancement effects and mask synthesis (e.g., OPC, PSM) 248 vs 193 vs ST evaluation and tradeoffs Next-generation lithography system models
Reliability Simulation	Circuit and device level transistor reliability: oxide TDDM, hot carrier, electromigration, NVM reliability
Interconnect materials and interfaces	Electromigration (physical), grain structure, diffusion barriers, metallurgy
DIFFICULT CHALLENGES <math>100\text{nm}</math> / BEYOND 2005	SUMMARY OF ISSUES
Gate stack models for ultra-thin dielectrics	Electrical and processing models for alternate gate dielectrics, and alternate gate materials (e.g., metals) Predict etching, surface states, reliability, breakdown and tunneling from process conditions
Nano-scale device modeling	New device concepts using quantum effect beyond traditional MOS; single electron transistors, effect of single dopants, etc.
Atomic process modeling	Develop models to model processing steps at the atomic scale with atomic scale accuracy

- Circuit and device level transistor reliability: oxide TDDDB, SER, hot carrier, electromigration
- NVM reliability
- ESD, latchup

- Device level: need predictive models for transistor reliability issues
- Circuit level: empirical models to guard-band designs




# Difficult Challenges(<100nm/Beyond 2005): Atomistic process modeling

DIFFICULT CHALLENGES <100 nm / THROUGH 2005	SUMMARY OF ISSUES
High frequency circuit modeling (>1GHz)	Efficient simulation of full-chip interconnect delay High frequency circuit models including non-quasistatic, gate RLC, substrate noise, QM effects Accurate 3-D interconnect model, inductance effects
Modeling of ultra-shallow junctions	Diffusion parameters needed (e.g., from first principles calculations) for As, B, P, Sb, In, Ge Interface effects on point defects and dopants Activation models (in As, B) Implant damage, amorphization, re-crystallization
Package models	Validated package-level circuit models Integrated treatment of thermal, mechanical, electrical effects
Equipment/topography modeling: cross-die, cross wafer thin film control	Reaction paths and rate constants Plasma models; linked equipment/feature models CMP (fill water and die level) Pattern dependent effects
Lithography modeling	Resolution enhancement effects and mask synthesis (e.g., OPC, PSM) 248 vs 193 vs 157 evaluation and tradeoffs Next-generation lithography system models
Reliability Simulation	Circuit and device level transistor reliability, mode TDDM, hot carrier, electromigration, NVM reliability
Interconnect materials and interfaces	Electromigration (physical), grain structure, diffusion barriers, metallurgy
DIFFICULT CHALLENGES <100 nm / BEYOND 2005	SUMMARY OF ISSUES
Gate stack models for ultra-thin dielectrics	Electrical and processing models for alternative gate dielectrics, and alternate gate materials (e.g., metal) Predict etch, surface states, reliability, breakdown and tunneling from process conditions
Nano-scale device modeling	New device concepts (using quantum effect) beyond traditional MOS; single electron transistors, etc. single dopants, etc.
Atomistic process modeling	Develop models to model processing steps at the atomic scale with atomic-scale accuracy

• Develop models to model processing steps at the atomic scale with atomic scale accuracy

- Whatever direction technology takes, manipulation of atomic layer dimensions needed near end of the roadmap.
- Development of theoretical, simulation and instrumental infrastructure should start now



Cu diffusion (A. Voter, LANL)



Technology Requirements:  
**Cost Reduction**

<i>YEAR</i> <i>TECHNOLOGY NODE</i>	<i>1999</i> <i>180 nm</i>	<i>2000</i>	<i>2001</i>	<i>2002</i> <i>130 nm</i>	<i>2003</i>	<i>2004</i>	<i>2005</i> <i>100 nm</i>	<i>Driver</i>
<i>OVERALL TECHNOLOGY COST REDUCTION TARGET (DUE TO TCAD)</i>	<b>20%</b>			<b>25%</b>			<b>35%</b>	

- Goal of TCAD Technology Requirements: overall development cost reduction
- Successful application to family processes
- For devices of new technology node, more efforts needed for predictive modeling
- Still at its infancy level for back end process modeling



Technology Requirements:  
**Front End Process Modeling (Accuracy)**

<i>YEAR</i> <i>TECHNOLOGY NODE</i>	<i>1999</i> <i>180 nm</i>	<i>2000</i>	<i>2001</i>	<i>2002</i> <i>130 nm</i>	<i>2003</i>	<i>2004</i>	<i>2005</i> <i>100 nm</i>	<i>Driver</i>
Vertical and lateral junction depth simulation accuracy	<b>18 NM (10%)</b>			<b>13 NM (10%)</b>			<b>10 NM (10%)</b>	
Total source/drain series resistance (accuracy)	<b>20%</b>			<b>20%</b>			<b>20%</b>	
Long-channel $V_t$ (accuracy)	<b>5% (75–90mV)</b>			<b>4% (48–60mV)</b>			<b>3% (27–36mV)</b>	

- Thermal process of lower temperature and shorter time
- Classical but still important issues in TCAD
- Improved evaluation method are required, especially for dopant profiles
- Effective use achieved after proper calibration



Technology Requirements:

# Front End Process Modeling (Capabilities)

## Short Term

<i>YEAR OF INTRODUCTION</i>	<i>1999</i> <i>180 NM</i>	<i>2000</i>	<i>2001</i>	<i>2002</i> <i>130 NM</i>	<i>2003</i>	<i>2004</i>	<i>2005</i> <i>100 NM</i>
Gate Stack: evaluate materials		Model alternate dielectrics			Model metal vs. poly gate		
Diffusion and activation coefficients		Kinetics of diffusion and activation			Interface interactions with point defects and dopants		
Stress/extended defects		Front end stress model			Extended defects and dislocations		

## Long Term

<i>YEAR</i> <i>TECHNOLOGY NODE</i>	<i>2008</i> <i>70 NM</i>	<i>2011</i> <i>50 NM</i>	<i>2014</i> <i>35 NM</i>
Advanced process models	Metastable activation (>solid solubility)	Alternative materials (such as SiGe)	Atomistic process model
Advanced doping models	Solid source		

- Atomistic-level models required for new gate materials
- Point-defects issues still important
- Extended defects to be modeled properly in view of mechanical stresses and generation /recombination of point defects



Technology Requirements:  
**Device Modeling(Accuracy)**

<i>YEAR</i> <i>TECHNOLOGY NODE</i>	1999 180 nm	2000	2001	2002 130 nm	2003	2004	2005 100 nm	<i>Driver</i>
Accuracy of $f_t$ at given $f_t$ (% of maximum chip frequency)	10%			10%			10%	
Gate leakage current accuracy(%) (decreases due to increase of $I_g/I_d$ )	100%			70%			40%	
$I_{off}$ accuracy	100%			70%			40%	
$V_t$ rolloff accuracy (mV)	25mV			20mV			20mV	

- Increasing importance of leakage/off current modeling and cut-off frequency modeling
- Ever-lasting importance of  $V_t$  rolloff modeling



Technology Requirements:

# Device Modeling (Capabilities)

## Short Term


<i>YEAR OF INTRODUCTION</i>	<i>1999</i> <i>180 NM</i>	<i>2000</i>	<i>2001</i>	<i>2002</i> <i>130 NM</i>	<i>2003</i>	<i>2004</i>	<i>2005</i> <i>100 NM</i>
Gate stack models		Gate current tunneling models			Full quantum gate stack models		
Reliability models		Transistor reliability models (gate oxide)			Interconnect reliability models (electromig., stress)		
Noise/variation		Dopant fluctuation			Noise models		

## Long Term

<i>YEAR</i> <i>TECHNOLOGY NODE</i>	<i>2008</i> <i>70 NM</i>	<i>2011</i> <i>50 NM</i>	<i>2014</i> <i>35 NM</i>
Alternative device models	2D quantum models for MOS	Single electron transistor	Quantum effect devices

- Quantum models needed for new gate stack materials
- Predictive models needed for reliability issues: gate oxide (thinner oxide, new gate materials...), interconnects ( electro/stress migration...)
- Smaller devices more susceptible to EMS


## Potential Solutions: Interconnect models



More accurate interconnect parasitic models are critical for high frequency design:

- **Improved analytic capacitance models**
  - 2D and 3D
  - cross-talk
- **On-chip inductance modeling**
  - substrate models
- **Transmission line; full EM wave solvers**

Potential Solutions:  
**Circuit models: Transistor, Device**



- 100nm transistor model
- SOI models (floating body effect)
- Flash (program/erase)
- DRAM (read/write)
- RF device models:
  - active devices, passive devices





# Summary

- **Next two generations (130nm, 100nm) provide many modeling challenges:**
  - High frequency circuit and interconnect models (RLC, transistor)
  - Model cross-die variation due to etch, thin film (e.g., CMP, equipment modeling)
  - Model lithography technology tradeoffs (resolution enhancement techniques, wavelength, OPC, PSM)
  - Goals for cost reduction due to TCAD
- **Beyond 100nm, basic theoretical research needed:**
  - Gate stack process and electrical model (atomic level)
  - Limits of MOS devices, innovative MOS devices and beyond
- **Adequate research funds for universities and laboratories**